

EUROPEAN PATENT APPLICATION

Application number: 89308225.5

Int. Cl.<sup>4</sup> H03D 3/24

Date of filing: 14.08.89

Priority: 16.08.88 US 232691  
 15.05.89 US 352400

Date of publication of application:  
 28.02.90 Bulletin 90/09

Designated Contracting States:  
 CH DE ES FR GB LI NL SE

Applicant: Myers, Glen A.  
 279 Laureles Grade Road  
 Salinas California 93908(US)

Inventor: Myers, Glen A.  
 279 Laureles Grade Road  
 Salinas California 93908(US)

Representative: Colgan, Stephen James et al  
 CARPMAELS & RANSFORD 43 Bloomsbury  
 Square  
 London WC1A 2RA(GB)

Multiple use of an FM band.

A signal receiving system (10) for receiving messages from each of several unequal amplitude FM carriers ( $v_i(t)$ ) occupying the same portion of the frequency band. The capture effect associated with conventional frequency demodulators is utilized in a series of successively coupled phase lock loops (PLL<sub>1</sub>, PLL<sub>2</sub>, PLL<sub>3</sub>, ..., PLL<sub>N</sub>) to provide demodulation of all of several FM carrier signals including weaker carrier signals in the presence of dominant carrier signals. A phase lock loop demodulator (PLL<sub>1</sub>) provides a demodulated signal representing the information contained in the most dominant carrier signal input to the phase lock loop (PLL<sub>1</sub>). The phase lock loop (PLL<sub>1</sub>) also provides a replica signal ( $Y_i(t)$ ) which is identified to the most dominant carrier signal input. The input signal ( $V_i(t)$ ) is also delayed in a delay circuit (105) and input into an input port of an output circuit (106). The replica signal ( $Y_i(t)$ ) is also coupled to an input port of the output circuit (106). The output circuit (106) produces an output signal ( $Z_i(t)$ ) which is identical to the input signal ( $V_i(t)$ ) except that the most dominant carrier signal is suppressed. The output signal ( $Z_i(t)$ ) is then coupled to a successive phase lock loop (PLL<sub>2</sub>) and delay circuit (115).




FIG. 1

## MULTIPLE USE OF AN FM BAND

### Background of the Invention

This invention relates generally to frequency modulation (FM) radio systems, more particularly, systems for receiving all desired broadcast mes-  
sages from multiple FM carriers of unequal am-  
plitude. In addition, an inherent feature of the  
present invention is that all suppressed signals,  
both carrier and modulation, are recoverable to  
substantially the same extent.

In a conventional frequency modulation (FM)  
radio receiver, the demodulator circuit suppresses  
weaker FM signals. The receiver is said to be  
captured by the strongest signal and all presently  
known FM demodulators exhibit this "capture ef-  
fect." Capture effect, a weak-signal-suppression  
characteristic, is a well known property of frequen-  
cy modulation theory.

The prior art includes work by E. J. Baghdady  
as described in "Signal Cancellation Techniques  
for Capturing the Weaker of Two Co-Channel FM  
Signals", Electro-Magnetic Wave Propagation,  
1960, pages 183-207, Academic Press. Two signal  
cancellation techniques were discussed, namely,  
(1) dynamic trapping and (2) feed-forward.

Dynamic trapping attempts to reduce the am-  
plitude of the stronger signal by tuning an electrical  
bandpass filter. The filter reduces the signal  
strength of the stronger signal so that it becomes  
the weaker signal. A conventional demodulator is  
then used to recover the message from its domi-  
nant input, which was originally the weaker desired  
signal. The theoretical performance of the dynamic  
trapping technique is uncertain, since it appears to  
require that the concepts of instantaneous frequen-  
cy and Fourier transform frequency be equated.  
Therefore, Baghdady relies on experimental re-  
sults.

The feed-forward technique uses signal sup-  
pression provided by narrow band limiters. Such  
limiters are also difficult to analyze mathematically  
and again, Baghdady relies on experimental results  
for supporting this technique. By the very princi-  
ples of their operation, neither dynamic trapping  
nor feed-forward tend to function as intended when  
the instantaneous frequency of the applied FM  
signals are equal or approximately equal.

The prior art also includes U.S. Patents Nos.  
3,226,646 to Ludwig, 3,753,123 to Carpenter, et al,  
and 4,739,518 to Bickley et al. All of these referen-  
ces attempt to recover information from a weaker  
signal in the presence of one or more stronger  
signals by signal cancellation and related filtering  
techniques.

In Ludwig a cancellation bridge is used for  
cancellation of interfering signals and employs a  
strong signal tracking filter for isolating the interfe-  
rence. The tracking filter incorporates a high signal  
capture-type demodulator, which provides an in-  
stantaneous analog signal for controlling coinci-  
dence of the instantaneous center frequency of an  
electronically tunable filter with the frequency of  
the undesired stronger signal. Only one output,  
namely the demodulated weaker signal, is ob-  
tained. Again, the concepts of instantaneous fre-  
quency and Fourier transform frequency are equat-  
ed to explain the operation.

Carpenter et al describes a system for subtrac-  
ting unwanted signals from input signals to provide  
error signals at the output. This reference also  
teaches use of a phase-locked loop (PLL) in signal  
extraction means for producing an estimate signal,  
which includes any incidental amplitude variations  
of the carrier signal, and which is vectorially sub-  
tracted from the input signal. More than one es-  
timate signal may be derived for vector subtraction  
and, since each extractor remains locked on its  
own signal, the effect of removing one or more  
input signals by such subtraction has little or no  
effect on the remaining signals. Cancellation only  
of undesired signals is provided.

Finally, in Bickley et al the capture effect of a  
limiter is used to detect a desired signal received  
with an interfering signal at nearly the same fre-  
quency as the desired signal but at significantly  
greater amplitude. In the described system, a gain-  
controlled amplifier provides a constant amplitude  
signal having the amplitude of the interfering signal  
portion equal to the amplitude of the interfering  
signal portion produced by the limiter. The con-  
stant amplitude and limiter signals combine  
through a subtraction operation to effectively can-  
cel the interfering signal while causing only small  
attenuation of the desired signal. Again, only sup-  
pression of undesired signals is described.

None of these references apparently appreciate  
other advantages and uses of capture effect of FM  
demodulators. In addition, while Carpenter et al  
utilize a phase-locked loop (PLL) in extracting sig-  
nals from input signals, none of the references  
appreciate other advantages and uses of phase-  
locked loop technology for discriminating more  
than one signal component of the input signal.

### Summary of the Invention

In the present invention, capture effect asso-

ciated with frequency demodulators is used in cooperation with phase-locked loops in a new demodulator to provide improved demodulation of all of several FM carriers including weaker signals in the presence of dominant carriers. A frequency demodulator converts the instantaneous frequency of the applied signal to a voltage. When the sum of two or more signals is present at the input to the demodulator of the present invention, the output voltage  $m_o(t)$ , is proportional to the instantaneous frequency of the dominant portion of the input signal. Thus, the dominant signal is said to capture the demodulator.

When  $m_o(t)$  is used to frequency modulate another sinusoid, then a replica of the original dominant signal is created in the receiver. The replica signal is now isolated from the other weaker receiver input signals and can be subtracted from the composite input to effectively suppress the dominant signal. After subtraction, weaker carriers of the input signal remain. The remaining signal then can be successively demodulated in the same way virtually as many times as desired for demodulation of as many component carriers of the input signal as desired.

For effective cancellation using the present invention, the carrier frequency and the extent of modulation of the replica signal must be substantially the same as the dominant signal. In practice, it is not possible to achieve this condition using a conventional signal source and frequency modulator. However, by using a voltage-controlled oscillator (VCO) in a PLL, near exact replication of the dominant signal is possible. Thus, when the phase-locked loop is operated as a frequency demodulator, the output of the VCO is the replica of the dominant input signal to be cancelled.

Recovery of weaker signal information is inherent in the design of a signal receiving system constructed according to the principles of the present invention. A plurality of output signals representing the messages contained in the modulation of a succession of dominant input signals, derived from remaining components of the original input signal in descending order of dominance, is obtainable from each phase-locked loop demodulator comprising the signal receiving system of the present invention. Consequently, this invention makes possible multiple reuse of FM bands, that is, several FM carriers having unrelated messages can coexist in the same frequency band with all or selected messages being recoverable by application of this invention.

The present invention permits and includes the concept of power division multiplexing whereby a number of messages (customers) share transmitter power with each other using the same frequency band simultaneously. This concept is consistent

with other well understood and implemented techniques such as time division multiplexing and frequency division multiplexing.

#### Description of the Drawing

Figure 1 is a block diagram of a signal receiving system constructed according to the principles of the present invention.

Figure 2 is a block diagram of the variable delay employed in the system of Figure 1.

Figure 3 is a block diagram of the variable-gain difference amplifier employed in the system of Figure 1.

Figure 4 is a block diagram of the PLL employed in the system of Figure 1.

#### Description of the Preferred Embodiment

Referring to Figure 1, signal receiving system 10 comprises a plurality of PLL demodulators, each of which includes a mixer, lowpass filter (LPF) and VCO. The system further includes pluralities of variable delays and variable-gain difference amplifiers coupled, respectively, to each of the phase-locked loop demodulators as shown and further described elsewhere in this specification.

With the continuing reference to Figure 1, input signal  $V_i(t)$  is assumed to include many FM carrier signals of various strengths and will be described in more detail elsewhere in this specification. The receiving system of the present invention may be connected to the front end, i.e. radio frequency (RF) antenna, RF amplifier, mixer and intermediate frequency (IF) amplifier, of any conventional superheterodyne radio receiver. In such systems, the mixer down converts received RF energy into a received IF signal. Typically, the received IF signal preserves the signal-to interference ratio of the received RF energy, and the frequencies of the desired as well as interfering signals. Thus, frequency components of the RF energy are preserved in the IF signals.

Phase-locked loop 11 (also referred to as PLL<sub>1</sub>) comprises mixer 102, LPF 103 and VCO 104. One input of mixer 102 is coupled to the input signal  $V_i(t)$ . The output of mixer 102 is coupled to the input of LPF 103. The output of LPF 103 is coupled to the input of VCO 104 and produces message information  $m_1(t)$  demodulated from the most dominant FM signal. The output of VCO 104 is applied to another input of mixer 102 and to the input of difference amplifier 106.

PLL<sub>2</sub>, PLL<sub>3</sub> . . . PLL<sub>n</sub> are essentially the same circuits as that just described for PLL<sub>1</sub>.

The input signal is also applied to the input of variable delay 105. The outputs of delay 105 and VCO 104 are applied to the inputs of variable-gain difference amplifier 106. The output of amplifier 106 comprises input signal  $V_i(t)$  with the most dominant carrier suppressed. Demodulation of the most dominant carrier of the output signal from amplifier 106 is provided by PLL<sub>2</sub>. It should be noted that the most dominant carrier of the output signal from amplifier 106 is, typically, the second most dominant carrier of input signal  $V_i(t)$ .

Since PLL<sub>3</sub> is substantially the same as PLL<sub>1</sub> and PLL<sub>2</sub>, demodulation of the third most dominant carrier of input signal  $V_i(t)$  is provided by PLL<sub>3</sub>. The input of PLL<sub>3</sub> is coupled to the output of variable-gain amplifier 116. One input of variable gain amplifier 116 is coupled to the output of the VCO forming a part of PLL<sub>2</sub> (shown). The other input of difference amplifier 116 is coupled to the output of variable-gain amplifier 106 via delay 115. Again, the output signal from variable-gain amplifier 116 is the input signal  $V_i(t)$  with the first two most dominant carriers suppressed.

To the extent that the strength of the individual carriers of input signal  $V_i(t)$  permit, any number of individual demodulations of the carriers of  $V_i(t)$  can be obtained as each such carrier becomes dominant in later stages of the receiving system of the present invention. Thus, recovery of the information contained in the modulation of all carriers of  $V_i(t)$ , in descending order of dominance, is obtained.

Variable delay 105 may also be merely a variable-phase shift circuit for appropriately adjusting the phase of the output from the previous stage of receiving system 10 for coherence with the output of VCO 104. Delay 105 may use operational amplifier circuit techniques in order to alter the signal phase in a precise and predictable manner. Thus, variable delay 105 may include four (4) LM-318 operational amplifier stages, where each stage has the possibility of continuously variable phase change from 0 to 90°, as shown in Figure 2. Alternatively variable delay 105 may comprise circuits or systems creating delay directly (e.g., switched capacitor filters).

Variable-gain difference amplifier 107 may be any circuit suitable for combining a signal having the same amplitude and frequency as one component of another signal. Such circuits are well known and may include an LM-318 operational amplifier configured as shown in Figure 3.

Phase-locked loops, PLL<sub>1</sub> . . . PLL<sub>n</sub>, are conventional, each consisting of such well known components as a mixer, a lowpass filter and a reference voltage-controlled oscillator for producing a reference or replica signal. Typically, all of the components of a PLL are integrated as a single semiconductor product, such as part number 562,

manufactured by Signetics, Inc., which may be used in the present invention as shown in Figure 4.

When the VCO follows the frequency change of  $V_i(t)$ , the VCO output is the frequency of the dominant component of  $V_i(t)$  because of capture effect.

Input signal  $V_i(t)$  is given by the following relation:

$$V_i(t) = B_1 \cos[\omega_1 t + \int_0^t m_1(a) da] + B_2 \cos[(\omega_1 + \epsilon_2)t + \int_0^t m_2(a) da]$$

$$+ B_n \cos[(\omega_1 + \epsilon_n)t + \int_0^t m_n(a) da]$$

If  $s_1(t) = B_1 \cos[\omega_1 t + \int_0^t m_1(a) da]$ , the most dominant signal component of  $V_i(t)$ ,

$$\text{and } j_2(t) = B_2 \cos[(\omega_1 + \epsilon_2)t + \int_0^t m_2(a) da] + B_3 \cos[(\omega_1 + \epsilon_3)t + \int_0^t m_3(a) da]$$

$$+ B_n \cos[(\omega_1 + \epsilon_n)t + \int_0^t m_n(a) da],$$

remaining successively dominant signal components of  $V_i(t)$ ,

$$= s_2(t) + s_3(t) + \dots + s_n(t)$$

then,  $V_i(t) = s_1(t) + j_2(t)$ .

Modulation components,  $m_1 \dots m_n$ , are arbitrary. Carrier frequencies,  $f_1, f_2 \dots f_n$  where  $f_k =$  are typically in the same band. If all other components of  $V_i(t)$ , namely  $j_2(t)$ , individually do not exceed in amplitude the carrier signal  $s_1(t)$ , then the output  $x_1(t)$  of PLL<sub>1</sub> is equal to  $m_1(t)$  because of the capture effect of the first demodulator. Since message  $m_1(t)$  is recovered from the dominant carrier of  $V_i(t)$ , and since VCO 104 is a frequency modulator itself being modulated by  $m_1(t)$ , then  $y_1(t)$  of Figure 1 is a replica of the dominant carrier of  $V_i(t)$ .

Referring again to Figure 1, the delays and variable-gain 20 summers are adjusted to minimize the level of previously dominant signals present at the input of the PLL of interest. Owing to the capture effect of subsequent FM demodulator stages, complete suppression of the undesired signal components is unnecessary; i.e., it is not necessary that  $z_k(t)$  equals  $j_k(t)$  where  $z_k(t)$  is a signal in which  $s_{k+1}(t)$  is the dominant component. Rather, it is only necessary that the level of  $s_{k+1}(t)$  merely exceed the level of all other signal components of  $j_k(t)$  where  $k$  is any integer in the range 1, 2, . . . n, in order to recover information from any component of  $V_i(t)$ .

The present invention also incorporates power division multiplexing whereby a number of messages (customers) share transmitter power with each other using the same frequency band simultaneously. This concept is consistent with other well understood and implemented techniques such as

time division multiplexing and frequency division multiplexing.

With reference to Figure 1, the average power of  $V_i(t)$  is distributed among its components  $s_1(t)$ ,  $s_2(t)$ , ...,  $s_N(t)$ . The greater share of this total average power arises from  $s_1(t)$  because it is the dominant signal. Likewise, the average power of  $s_j(t)$  exceeds that of  $s_{j-1}(t)$  where  $j=0,1,2,3, \dots, N$ . In this manner, the total average power is allocated to the various components of  $V_i(t)$  or multiplexed among the various messages in that assigned FM band all of which is being used by each customer. Since a power level is assigned to each user, the result is power division multiplexing in the same sense that frequency band assignment to each user is frequency division multiplexing and time slot assignment to each user is time division multiplexing.

While the present invention has been particularly shown and described with respect to a preferred embodiment thereof, it should be understood by those skilled in the art that changes in form and detail may be made without departing from the spirit of the invention or exceeding the scope of the appended claims. In particular, for example, this invention may be used for phase modulated carriers as well as for FM carriers.

## Claims

1. Signal receiving system for receiving an input signal having a plurality of modulated carrier signals included therein, said system characterized by:

first demodulator means (PLL<sub>1</sub>) for receiving the input signal, for producing a signal representing the demodulated message of the most dominant carrier signal of said input signal, and for producing a replica signal of said dominant carrier signal; delay means (105) coupled to the demodulator means (PLL<sub>1</sub>) for receiving the input signal, and for producing a first signal identical to said input signal except that said first signal is selectively delayed with respect to said input signal;

output means (106), coupled to the delay means (105) and to the demodulator means (PLL<sub>1</sub>), for receiving and combining said first signal produced by said delay means (106) and said replica signal produced by said demodulator means (PLL<sub>1</sub>), and for producing an output signal representing the input signal with the most dominant carrier suppressed; and

second demodulator means (PLL<sub>2</sub>) coupled to said output means (106) for receiving the output signal produced thereby, for producing a signal representing the demodulated message of the second most dominant carrier of said input signal, and for pro-

ducing a replica signal of said second most dominant carrier signal.

2. A signal receiving system as in Claim 1 characterized by:

a plurality of demodulator means (PLL<sub>1</sub>, PLL<sub>2</sub>, PLL<sub>3</sub>, ..., PLL<sub>N</sub>) each for producing a signal representing the demodulated message of the next successively dominant carrier signal in said input signals, and for producing a replica signal of said next successively dominant carrier signals;

a plurality of output means (105, 115, 15); and a plurality of delay means (106, 116, 16) having an input each respectively coupled to the output of one of said output means (106, 116, 16) for producing first signals identical to signals received therefrom selectively delayed with respect to said received signals;

each of said plurality of output means (106, 116, 16) being coupled to one of said demodulator means (PLL<sub>1</sub>, PLL<sub>2</sub>, PLL<sub>3</sub>, ..., PLL<sub>N</sub>) and one of said delay means (106, 116, 16) for receiving and combining said first and said replica signals produced thereby, and for producing a plurality of output signals, each of said output signals having the next successively dominant carrier signal of said input signal suppressed.

3. A method for receiving an input signal having a plurality of modulated carrier signals included therein, said method characterized by the steps of: producing a signal representing the demodulated message of the most dominant carrier signal of said input signal;

producing a replica signal of the most dominant carrier signal;

producing a first signal identical to said input signal except that said first signal is selectively delayed with respect to said input signal;

combining said replica and said first signals to produce an output signal representing the input signal with the most dominant carrier suppressed; and

producing a signal representing the demodulated message of the second most dominant carrier signal of said input signal.

4. The method as in Claim 3 characterized by the additional steps of:

producing a plurality of signals representing the demodulated message of the next successively dominant carrier signal in said input signal;

producing a plurality of replica signals of the next successively dominant carrier signals;

producing a plurality of first signals identical to said input signal with the immediately preceding dominant signals suppressed, said first signals being selectively delayed with respect thereto; and

combining said pluralities of replica and first signals to produce a plurality of output signals, each of said output signals having the next successively

dominant carrier signal of said input signal suppressed.

5. A signal receiving system for receiving an input signal having a plurality of modulated carrier signals included therein, said system characterized by:

first phase lock loop means (PLL<sub>1</sub>) for receiving said input signal, said first phase lock loop means (PLL<sub>1</sub>) for generating a first signal representing the demodulated message of the most dominant carrier signal of said input signal and for generating a first replica signal of said most dominant carrier signal;

delay means (105) coupled to said first phase lock loop means (PLL<sub>1</sub>) for receiving said input signal, said delay means (105) for producing a delayed signal identical to said input signal, said delayed signal being selectively delayed with respect to said input signal;

output means (106) coupled to said delay means (105) and to said first phase lock loop means (PLL<sub>1</sub>) for receiving and combining said delayed signal produced by said delay means (105) and said first replica signal generated by said first phase lock loop means (PLL<sub>1</sub>), said output means (106) for producing an output signal representing said input signal having said most dominant carrier signal suppressed; and

second phase lock loop means (PLL<sub>2</sub>) coupled to said output means for receiving said output signal produced thereby and for generating a second signal representing the demodulated message of the second most dominant carrier signal of said input signal and for producing a second replica signal of said second most dominant carrier signal.

6. The signal receiving system as in Claim 5 characterized in that said first phase lock loop means (PLL<sub>1</sub>) comprises:

mixer means (102) having first and second input ports, said input signal coupled to said first input port and said first replica signal coupled to said second input port, said mixer means (102) combining said input signal and said replica signal for producing signals representing the sum and the difference of said input and first replica signals;

lowpass filter means (103) coupled to said mixer means (102) for receiving and filtering said signals produced by said mixer means (102) and for producing said first signal representing said demodulated message of said most dominant carrier signal; and

oscillator means (104) coupled to said lowpass filter means (103) for generating a signal having a frequency substantially equal to the frequency of said most dominant carrier signal, said oscillator means (104) responsive to said first signal for modulating said signal for producing said first replica signal of said most dominant carrier signal.

7. The signal receiving system as in Claim 6 characterized in that said oscillator means (104) comprises a voltage controlled oscillator.

8. The signal receiving system as in one of the preceding Claims characterized in that said second phase lock loop means (PLL<sub>2</sub>) comprises substantially identical components as said first phase lock loop means (PLL<sub>1</sub>), said second phase lock loop means (PLL<sub>2</sub>) being tuned to lock at the frequency of said second most dominant carrier signal.

9. The signal receiving means as in one of the preceding Claims characterized in that said delay means (105) comprises a plurality of amplifier stages, each said amplifier stage providing selectable continuously variable phase change over a predetermined range.

10. The signal receiving means as in as in one of the preceding Claims characterized in that said output means (106) comprises a variable gain differential amplifier having a first input port coupled to said delay means (105) for receiving said delayed signal and a second input port coupled to said first phase lock loop means (PLL<sub>1</sub>) for receiving said first replica signal, said differential amplifier combining said delayed signal and said first replica signal for producing said output signal, said output signal representing said input signal with said most dominant carrier signal suppressed.

11. A signal receiving system as in Claim 5 characterized by:

a plurality of successive phase lock loop means (PLL<sub>1</sub>, PLL<sub>2</sub>, PLL<sub>3</sub>, ..., PLL<sub>N</sub>) each of said successive phase lock loop means tuned to the frequency of the next successive dominant carrier signal of said input signal, each of said successive phase lock loop means for generating a signal representing the demodulated message of the next successive most dominant carrier signal in said input signal and generating a replica signal of said next successive most dominant carrier signal;

a plurality of successive output means (106, 116, 16), each said successive output means (106, 116, 16) having a first input coupled to an immediately preceding phase lock loop means and an output port coupled to a next successive phase lock means, each said output means for producing an output signal having said next successive dominant carrier signal suppressed;

a plurality of successive delay means (105, 115, 15), each of said successive delay means (105, 115, 15) coupled between said output port of an immediately preceding output means and a second input port of a next successive output means, said delay means (105, 115, 15) for receiving said output signal produced by the immediately preceding output means and producing a delayed signal identical to said output signal and being selectively delayed with respect to said output signal, said

delay signal coupled to said second input port of said next successive output means.

12. Apparatus as in one of the preceding Claims characterized in that said first replica signal is given by the relation:

5

$$s_1(t) = B_1 \cos[(\omega_1 + \epsilon_X)t + \int_0^t m_k(a) da].$$

13. Apparatus as in one of the preceding Claims characterized in that said first signal as given by the relation:

10

$$m_1(t) = \int_0^t m_1(a) da.$$

15

14. Apparatus for power division multiplexing a plurality of modulated carrier signals, said apparatus characterized by:

a plurality of demodulator means (PLL<sub>1</sub>, PLL<sub>2</sub>, PLL<sub>3</sub>, ..., PLL<sub>N</sub>) for producing a plurality of signals representing the demodulated message of the most dominant carrier signal received by each of said plurality of demodulator means (PLL<sub>1</sub>, PLL<sub>2</sub>, PLL<sub>3</sub>, ..., PLL<sub>N</sub>) and for producing a plurality of replica signals representative of said most dominant carrier signals;

a plurality of output means (106, 116, 16);

a plurality of delay means (105, 115, 15) each having an input, each respectively coupled to an output of one of said output means (106, 116, 16) for producing first signals identical to signals received therefrom selectively delayed with respect to said received signals; and


each of said plurality of output means (106, 116, 16) being coupled to one of said demodulator means (PLL<sub>1</sub>, PLL<sub>2</sub>, PLL<sub>3</sub>, ..., PLL<sub>N</sub>) and to one of said delay means (106, 116, 16) for receiving and combining said first signals and said replica signals produced thereby and for producing a plurality of output signals, each of said output signals having the next successively dominant carrier signal of said input signal suppressed.

45

50

55

FIG. 1








FIG. 2




FIG. 3




FIG. 4

(19)



Europäisches Patentamt  
European Patent Office  
Office européen des brevets

(11) Publication number:

**0 356 096**  
**A3**

(12)

# EUROPEAN PATENT APPLICATION

(21) Application number: 89308225.5

(51) Int. Cl.5: H03D 3/24

(22) Date of filing: 14.08.89

(30) Priority: 16.08.88 US 232691  
15.05.89 US 352400

(43) Date of publication of application:  
28.02.90 Bulletin 90/09

(84) Designated Contracting States:  
CH DE ES FR GB LI NL SE

(88) Date of deferred publication of the search report:  
31.10.90 Bulletin 90/44

(71) Applicant: Myers, Glen A.  
279 Laureles Grade Road  
Salinas California 93908(US)

(72) Inventor: Myers, Glen A.  
279 Laureles Grade Road  
Salinas California 93908(US)

(74) Representative: Colgan, Stephen James et al  
CARPMAELS & RANSFORD 43 Bloomsbury  
Square  
London WC1A 2RA(GB)

(54) Multiple use of an FM band.

(57) A signal receiving system (10) for receiving messages from each of several unequal amplitude FM carriers ( $v_i(t)$ ) occupying the same portion of the frequency band. The capture effect associated with conventional frequency demodulators is utilized in a series of successively coupled phase lock loops (PLL<sub>1</sub>, PLL<sub>2</sub>, PLL<sub>3</sub>, ..., PLL<sub>N</sub>) to provide demodulation of all of several FM carrier signals including weaker carrier signals in the presence of dominant carrier signals. A phase lock loop demodulator (PLL<sub>1</sub>) provides a demodulated signal representing the information contained in the most dominant carrier signal input to the phase lock loop (PLL<sub>1</sub>). The phase lock

loop (PLL<sub>1</sub> also provides a signal ( $Y_i(t)$ ) which is a replica of the most dominant carrier signal in the input. The input signal ( $V_i(t)$ ) is also delayed in a delay circuit (105) and input into an input port of an output circuit (106). The replica signal ( $Y_i(t)$ ) is also coupled to an input port of the output circuit (106). The output circuit (106) produces an output signal ( $Z_i(t)$ ) which is identical to the input signal ( $V_i(t)$ ) except that the most dominant carrier signal is suppressed. The output signal ( $Z_i(t)$ ) is then coupled to a successive phase lock loop (PLL<sub>2</sub>) and delay circuit (115).




FIG. 1



European Patent  
Office

## EUROPEAN SEARCH REPORT

Application Number

EP 89 30 8225

| DOCUMENTS CONSIDERED TO BE RELEVANT  |  |  |  |
|--|--|--|--|
| Category   | Citation of document with indication, where appropriate, of relevant passages  | Relevant to claim                              | CLASSIFICATION OF THE APPLICATION (Int. CL5) |
| X  | US-A-3 873 931 (BASSE et al.)<br>* Figure; abstract; column 1, line 53 - column 2, line 5; column 2, lines 14-17,36-58; column 3, lines 51-53; column 4, lines 3-5 *<br>---  | 1-14   | H 03 D 3/24                                  |
| A  | US-A-4 027 264 (GUTLEBER)<br>* Figure 2; column 1, lines 33-54; column 2, lines 22-29,43-51; column 3, lines 15-21; column 4, lines 1-10 *<br>---  | 1-8  |  |
| X  | IEEE TRANSACTIONS ON COMMUNICATIONS, vol. COM-25, no. 12, December 1977, pages 1480-1485; T.S. SUNDRESH et al.: "Maximum A posteriori estimator for suppression of interchannel interference in FM receivers"<br>* Figure 7; page 1483, right-hand column, last paragraph *<br>--- | 1-14   |  |
| A  | US-A-3 733 565 (PIERRET)<br>* Figures 1,2; abstract *<br>---   | 9  | TECHNICAL FIELDS SEARCHED (Int. CL5)         |
| A  | P. HOROWITZ et al.: "The art of electronics", 2nd edition, pages 175-251, Cambridge University Press, Cambridge, GB; chapter 4: "Feedback and operational amplifiers"<br>* Page 184, last paragraph; figures 4-18 *<br>-----   | 10   | H 03 D                                       |
| The present search report has been drawn up for all claims   |  |  |  |
| Place of search<br>THE HAGUE   |  | Date of completion of the search<br>16-08-1990 | Examiner<br>GOULDING C.A.                    |
| <b>CATEGORY OF CITED DOCUMENTS</b><br>X : particularly relevant if taken alone<br>Y : particularly relevant if combined with another document of the same category<br>A : technological background<br>O : non-written disclosure<br>P : intermediate document<br>T : theory or principle underlying the invention<br>E : earlier patent document, but published on, or after the filing date<br>D : document cited in the application<br>L : document cited for other reasons<br>-----<br>& : member of the same patent family, corresponding document |  |  |  |